A third-order single-bit delta-sigma modulator is presented in this paper. An op-amp dynamic current biasing technique is used to improve the power-efficiency of the modulator. The voltage reference block is integrated with the delta-sigma modulator core to avoid the use of large off-chip bypass capacitors and to minimize pin numbers. It achieves 89.2 dB dynamic range over 10 kHz signal bandwidth with an oversampling ratio of 128. The delta-sigma modulator core and on-chip voltage reference block consume 880 µW and 550 µW, respectively, from a 1.8 V power supply. The prototype chip occupies 1.26 mm 2 using a 0.18 µm CMOS technology.
Introduction
The increasing demands of high precision sensor interface for portable devices require the development of power efficient analogue-to-digital converters (ADCs). Among many ADC architectures, the delta-sigma modulators have been the most suitable candidate for the high precision applications by using the oversampling and noise-shaping properties [1, 2] . The effective way to improve the power efficiency of the delta-sigma modulator is to reduce the power consumption of the op-amp in the integrator since it typically consumes most of the power in the delta-sigma modulator. A variety of power saving techniques such as the op-amp sharing [3, 4, 5] and dynamic biasing [6] have been proposed. The op-amp sharing technique reduces the power consumption of the modulator by sharing the op-amps between the integrators. However, it introduces signal dependent errors due to using extra switches at the integrating capacitors, which might degrade the linearity of the modulator compared to using conventional switched-capacitor integrators.
This paper presents a 1.8 V 89.2 dB dynamic range (DR) third-order single-bit delta-sigma modulator using an op-amp dynamic current biasing technique [7] . The proposed technique effectively saves the power consumption of the delta-sigma modulator by dynamically optimizing the op-amp bias current. It improves the power efficiency of the modulator while maintaining the advantages of using conventional switched-capacitor integrators. The on-chip voltage reference block is integrated with the delta-sigma modulator core to avoid the use of large off-chip bypass capacitors and to minimize pin numbers.
The organization of this paper is as follows. In Section 2, the modulator architecture is described. Next, Section 3 introduces the proposed op-amp dynamic current biasing technique. The circuit implementation of the proposed delta-sigma modulator is explained in Section 4 and the measurement results are presented in Section 5. The conclusion of this paper is given in Section 6.
Modulator architecture and circuit implementation
The z-domain block diagram of the proposed delta-sigma modulator is depicted in Fig. 1 [8] . A single-loop and single-bit architecture is employed to achieve the high-resolution without imposing severe matching requirements for the circuitry [9] . A third-order noise-shaping is used for the target DR with an oversampling ratio (OSR) of 128. Half-period delay integrators are employed to apply the proposed op-amp dynamic current biasing technique and it will be discussed in the following section. The transfer function of the delta-sigma modulator is given by
where
Behavioral model simulations using MATLAB are performed to determine the gain coefficient of each integrator and to specify the op-amp DC gain requirement [10] . The gain coefficients of each integrator are set to [1/5, 1/4, 1/2] considering the output swing. Fig. 2 shows the behavioral simulation results of each integrator output histogram with a -6 dBFS input amplitude.
The signal-to-quantization noise (SQNR) versus op-amp DC gain is depicted in Fig. 3 . It shows that 50 dB DC gain is sufficient to prevent the SQNR degradation resulting from the leakage in the integrators.
Proposed op-amp dynamic current biasing technique
The schematic diagram of the first integrator is illustrated in Fig. 4 . In the half-period delayed integrators, the required op-amp bandwidth (BW) during the integrating phase (φ 2 ) is much higher than that of the holding phase (φ 1 ). This is because the op-amp output needs to be settled within the required range during the integrating phase while the op-amp is only used to hold the charge in the feedback capacitor during the holding phase. Therefore, in the conventional integrator using the class-A op-amp, the bias current of the op-amp is determined by the settling requirement during the integrating
f2, f2P The op-amp dynamic current biasing technique is proposed in this paper. It saves the power consumption of the half-period integrator by dynamically optimizing the bias current of the op-amp. Fig. 5 shows the schematic of the op-amp using the proposed technique, which is based on the fully-differential folded-cascode op-amp. The detailed operation is as follows. During the integrating phase, switches X S1∼S5 are turned on. Total bias current of the op-amp during this phase is determined to meet the integrator settling requirement. Then, during the holding phase, switches X S1∼S5 are turned off and the bias current is reduced as much as 50%. Hence, the average power consumption of the op-amp is decreased by approximately 25% compared to the conventional class-A op-amp that uses the constant bias current. Switches X A1∼A5 in Fig. 5 are turned on during all phases to enhance the matching property of the bias currents. The voltage drops due to the on resistance of all switches used for the proposed technique are negligibly small. The dynamic common-mode feedback (CMFB) circuit is adopted to adjust the output common-mode level of the fully-differential op-amp.
The simulated performance parameters of the op-amp used in the first integrator are given in Table I . The current consumption during the integrating and holding phase are 280 µA and 140 µA, respectively. Therefore, the average current consumption of the op-amp becomes 210 µA. The simulated closed-loop BW of the op-amp is about 11 MHz during both integrating and holding phase in the typical corner. Due to the decreased load capacitance and increased feedback factor during the holding phase, the closed-loop BW of the op-amp is maintained during both phases although its bias current is reduced during the holding phase. The op-amps in the second and third integrator employ the same structure, while the bias currents during both phases are scaled down according to the BW requirement.
Circuit implementation
Fig . 6 shows the circuit implementation of the proposed delta-sigma modulator and its timing diagram. It consists of three half-period delayed integrators, a single-bit quantizer (a latched-comparator), a voltage reference block and a non-overlapped clock generator. All integrators use same structure while the sampling capacitance of the subsequent integrators are scaled, because the kT /C noise constraints become less stringent. Table II shows are generated by using the output of the bandgap reference circuit [11] . Then, these voltages are buffered to drive the load capacitors in the modulator core.
The op-amps in the voltage reference block employs two-stage architecture, which consists of a telescopic and a common-source amplifier.
Measurement results
A prototype delta-sigma modulator was fabricated in a 0.18 µm CMOS process and Fig. 8 shows its die photograph and layout. The prototype chip occupies 1.26 mm 2 including the on-chip voltage reference circuit. The measured output spectrum with a -4.7 dBFS 500 Hz sinusoidal input signal is shown in Fig. 9 . The prototype achieves 77.1 dB peak SNR and 77.0 dB peak SNDR. The measured output spectrum with shorted input signal is shown in Fig. 10 and it achieves a DR of 89.2 dB. The measured SNR and SNDR versus input amplitude curve is illustrated in Fig. 11 Table III summarizes the performance of the prototype chip and compares it with delta-sigma modulators that use the on-chip reference voltages. 
Conclusion
A third-order single-loop single-bit delta-sigma modulator is presented in this paper. The op-amp dynamic current biasing technique is employed to improve the power efficiency of the modulator. The bandgap reference with the voltage buffers are integrated to drive the modulator without using large off-chip bypass capacitors. The prototype chip was fabricated in a 0.18 µm CMOS process to prove the validity of the proposed architecture.
